

AMENDMENTS TO THE CLAIMS

The following is a complete listing of the claims indicating the current status of each claim and including amendments currently entered as highlighted.

1-39 (canceled)

40. (currently amended) A method for sampling providing a digital output signal representing at least one analog input signal, comprising:

(a) feeding an analog circuit system with said at least one analog input signal and a plurality of discrete correction signals;

(b) said systemanalog circuit providing analog monitoring outputs, wherein said at least one analog input signal and said discrete correction signals are jointly related -by a relationship to said analog monitoring outputs by a model having an identification algorithm;

(c) receiving said analog monitoring outputs and a synchronization clock and implementing a negative feedback control loop by said feeding said systemanalog circuit with said discrete correction signals, in order to keep at least one of said analog monitoring outputs to be within a previously defined constraint;

(d) identifying said model, by creating an internal representation of said relationship;

(e) calculating asaid digital output signal by using a digital representation of said discrete correction signals and said modelinternal representation, wherein said digital output signal represents said at least one analog input signal.

41. (currently amended) The method of claim 40, further comprising the step of, prior to said (a) feeding:

(f) training by inputting a plurality of known analog training signals into said analog circuit, wherein said system is selected from the group consisting of continuous systems, systems having a unified model, and continuous systems having a unified model

42. (currently amended) The method of claim 40, wherein said systemanalog circuit is time varying according to said synchronization clock.

43. (currently amended) The method of claim 40, wherein the value of said discrete correction signals is are based on selectably either from the group consisting of fed at least two previously defined values; and or at least two previously defined waveforms.

44. (currently amended) The method of claim 1, wherein said systemanalog circuit is a linear systemanalog circuit.

45. (previously added) The method of claim 44 wherein said identifying includes a least-mean square (LMS) technique.

46. (previously added) The method of claim 40, wherein said calculating is only up to a previously defined partial reconstruction of said at least one analog input signal.

47. (previously added) The method of claim 40, wherein said identifying is repeated occasionally within a training period, and said identifying includes feeding at least one analog training signal during said training period.

48 (previously added) The method of claim 47, wherein said at least one analog signal is produced by feeding known digital signals to a digital to analog converter, said known digital signals driving said at least one analog training signal.

49. (previously added) The method of claim 47, where said identifying is performed in the background by interleaving said at least one analog input signal and said at least one analog training signal.

50. (previously added) The method of claim 40, wherein said identifying uses available statistical information about said at least one analog input signal.

51. (currently amended) The method of claim 47, wherein said at least one analog training signal is produced by cascading said analog circuit with at least one additional systemanalog circuit fed by a known digital reference signal and said

identifying is of a joint model of said analog circuit and said at least one additional analog circuit. A joint model identification algorithm includes

52. (currently amended) A method for sampling at least one analog input signal providing a digital output signal representing at least one analog input signal by a multi-stage samplersystem including a plurality of stages, each stage including an systemanalog circuit, the method comprising:

- (a) providing for each said stage, except the first stage, the systemanalog circuit receiving as input signals at least one analog signal from a preceding stage and at least one discrete correction signal;
- (b) the systemanalog circuit of the first stage receiving at least one discrete correction signal and at least one analog input signal;
- (c) for each said stage, the systemanalog circuit providing at least one analog monitoring output;
- (d) providing, for each stage of said samplersystem, said at least one discrete correction signal, by using information from other stages said information including at least one analog monitoring output, and by further using a synchronization clock, wherein said at least one discrete correction signal performs a negative feedback control loop in order to control said at least one analog monitoring output;
- (e) receiving and storing from each said stage, a digital representation of said at least one discrete correction signal; and
- (f) identifying a multi-stage-sampler-system model of said multi-stage samplersystem, by identifying a plurality of unknown parameters within said multi-stage-sampler-system model, thereby creating an internal representation of a relationship between a digital representation of the discrete correction signals of all stages of said multi-stage samplersystem to the at least one analog input signal of said multi-stage samplersystem;
- (g) reconstructing ~~at~~the digital output signal using said digital representation, and said multi-stage-sampler-system model, wherein ~~said~~the digital output signal represents the at least one analog input signal of said multi-stage samplersystem.

53. (previously added) The method of claim 52, wherein operation of each stage is dependent on at least one other stage.

54. (previously added) A multi-stage analog signals sampler, wherein each stage of the multi-stage analog signals sampler includes:

- (a) an amplifier which amplifies an input analog signal, thereby producing an amplified analog signal;
- (b) a mechanism which at least approximately integrates said amplified analog signal, thereby producing an integrated signal;
- (c) a mechanism which causes decaying of said integrated signal; and
- (d) a mechanism which performs a comparison of said integrated signal with at least one threshold, and adds at least one previously defined correction to said amplified analog signal, and registers an output of said comparison in a digital logic.

55. (previously added) A multi-stage analog signals sampler, wherein each stage of said multi-stage analog signals sampler includes:

- (a) an amplifier amplifying an analog input signal, thereby producing an amplified analog signal;
- (b) a mechanism which renders said amplifier dependent on a synchronization clock;
- (c) a circuit which features a time constant on the order of a period of said synchronization clock, wherein said circuit modifies said amplified analog signal;
- (d) a mechanism which provides, at least one discrete correction signal to said analog input signal, by using information from at least one other said stage, wherein said at least one discrete correction signal performs a negative feedback control loop which controls said analog input signal; and
- (e) a mechanism which receives and stores, a digital representation of said at least one discrete correction signal.

56. (previously added) The multi-stage analog signals sampler, according to claim 55, further comprising

- (f) a mechanism which identifies a model of said multi-stage analog signals sampler,
- (g) a digital signal processing mechanism which calculates a digital output signal representing said analog input signal.

57. (previously added) A parallel analog signals sampler, comprising a plurality of the multi-stage analog signals samplers according to claim 55, wherein the respective digital representations of the multi-stage signal samplers are output to a common digital signal processing mechanism, the parallel analog signals sampler comprising a mechanism which identifies a joint model of said multi-stage analog signals samplers.

58. (previously added) The parallel multi-stage analog signals sampler, according to claim 57, wherein said multi-stage analog signals samplers are placed in close proximity, wherein crosstalk between said parallel analog signal samplers is included in said joint model.

59. (new) The method of claim 40, wherein at least one of said analog monitoring outputs is time continuous.

60. (new) The method of claim 52, wherein for each said stage of said multi-stage system said at least one analog input signal and said at least one discrete correction signal are related by a relationship to said at least one analog monitoring output by a single model, said single model being a unified model for all of the stages.